


**10 – Experimental characterization of the integrated PLL (HCF4046B)**

29/11/2018 – Diego Tuzi – 50435 – [diego.tuzi@studentmail.unicas.it](mailto:diego.tuzi@studentmail.unicas.it)

**TEST OF VCO OPERATION**

Place the components R1, R2 and C1 on the board. The supply voltage is 5 V. Connect the voltage supplied by the second section of the power supply to the pin 9 (VCO IN). In alternative use a second power supply. Measure the characteristic of the VCO. For this purpose measure the oscillation frequency of the VCO for VCO IN variable between 0 and 5V with 0.5V steps.


VCO [V]	VCO oscillation freq. [KHz]
0.00	27.40
0.50	27.40
1.00	27.40
1.40	27.50
1.50	28.00
1.60	28.30
1.70	29.80
1.80	31.50
1.90	32.80
2.00	34.70
2.50	44.50
3.00	53.80
3.50	62.70
4.00	73.80
4.50	80.00
5.00	88.50



**OPEN LOOP BUTTERFLY CHARACTERISTIC**

Remove R3 e C2 and connect the supplied external RC circuit in order to leave open the feed-back loop. Supply pin 9 (VCO IN) with a voltage of 2.5 V given by the second section of the power supply. Supply pin 14 (BNC connector IN) with a square waveform given by a signal generator with the amplitude of 4.5 V and duty-cycle 50%. Measure the characteristic  $V_c = g(f_i)$  (the voltage across C2), where  $f_i$  is the frequency of the input signal. Do it for phase comparators I. For measuring the characteristic connect the oscilloscope probes to “BNC connector IN” and capacitor C2.

$f_i$ [KHz]	$V_c = g(f_i)$ [V]
20.00	1.10
30.00	1.10
35.00	1.40
40.00	2.30
45.00	4.70
50.00	2.30
55.00	1.40



**10 – Experimental characterization of the integrated PLL (HCF4046B)**

29/11/2018 – Diego Tuzi – 50435 – [diego.tuzi@studentmail.unicas.it](mailto:diego.tuzi@studentmail.unicas.it)

Do it for phase comparators II. For measuring the characteristic connect the oscilloscope probes to “BNC connector IN” and capacitor C2.

Using phase comparator II, circuit is unstable.

**CLOSED LOOP BUTTERFLY CHARACTERISTIC**

Close the feedback loop disconnecting the external RC and then connecting the components R3, C2 in the specific sockets.

Select phase comparator II (Jumper SELECT COMP on COMP2).

Supply pin 14 (BNC connector IN) with a square waveform given by a signal generator with amplitude 4.5 V and duty-cycle 50%.

Starting from low input frequencies  $f_i$  (100Hz) visualize the voltage waveform on pin 10 (DEM OUT) which reproduce the voltage at pin 9 (VCO IN) thanks to a voltage follower present in the integrated circuit. Measure the amplitude of VCO IN varying  $f_i$  in order to identify the capture and holding frequency for increasing  $f_i$ .


As you can expect from Design Information Datasheet frequency lock range and frequency hold in range are the same using Phase Comparator II.

$f_L min$	$f_L max$	$f_H min$	$f_H max$
<b>28 KHz</b>	<b>89 KHz</b>	<b>28 KHz</b>	<b>89 KHz</b>



**Sine generator**

Amplitude=4.5V; Frequency=28KHz




**Oscilloscope**

IN1 (yellow): voltage waveform on DEM OUT  $f=28\text{KHz}$   
IN2 (green): Sine generator  $f=28\text{KHz}$



**Sine generator**

Amplitude=4.5V; Frequency=89KHz



**Oscilloscope**

IN1 (yellow): voltage waveform on DEM OUT  $f=89\text{KHz}$   
IN2 (green): Sine generator  $f=89\text{KHz}$

**10 – Experimental characterization of the integrated PLL (HCF4046B)**

29/11/2018 – Diego Tuzi – 50435 – [diego.tuzi@studentmail.unicas.it](mailto:diego.tuzi@studentmail.unicas.it)


Identify capture and hold ranges of the PLL having selected the phase discriminator I (Jumper SELECT COMP on COMP1).

As you can expect from Design Information Datasheet frequency lock range and frequency hold in range are different using Phase Comparator I. In particular lock range is contained in hold-in range.


$f_L min$	$f_L max$	$f_H min$	$f_H max$
<b>32 KHz</b>	<b>58 KHz</b>	<b>28 KHz</b>	<b>86 KHz</b>




**Sine generator**  
Amplitude=4.5V; Frequency=28KHz



**Oscilloscope**  
IN1 (yellow): voltage waveform on DEM OUT  
IN2 (green): Sine generator f=28KHz  
**OUT OF CAPTURE RANGE**



**Sine generator**  
Amplitude=4.5V; Frequency=32KHz



**Oscilloscope**  
IN1 (yellow): voltage waveform on DEM OUT  
IN2 (green): Sine generator f=32KHz  
**NEW CAPTURE RANGE**

Verify the existence of secondary capture ranges for higher values of  $f_i$ .

PLL locks is able to lock in other frequency range, but the followed frequencies are wrong.

$f_L min$	$f_L max$	$f_H min$	$f_H max$
<b>121 KHz</b>	<b>147 KHz</b>	<b>92 KHz</b>	<b>180 KHz</b>

**10 – Experimental characterization of the integrated PLL (HCF4046B)**


29/11/2018 – Diego Tuzi – 50435 – [diego.tuzi@studentmail.unicas.it](mailto:diego.tuzi@studentmail.unicas.it)

**FREQUENCY DEMODULATOR**

Feed the input of the PLL with an FM signal with the carrier at 50kHz modulated with a sinusoidal signal at 500Hz, obtained by the HP function generator. Visualize the waveforms on the oscilloscope at the pin DEM OUT.

You can note that PLL can act as FM demodulator.


Using PC I



Oscilloscope

IN1 (yellow): voltage waveform on DEM OUT  $f=500\text{Hz}$   
IN2 (green): FM signal generator  $f_c=50\text{KHz}$  mod= $500\text{Hz}$

Using PC II



Oscilloscope

IN1 (yellow): voltage waveform on DEM OUT  $f=500\text{Hz}$   
IN2 (green): FM signal generator  $f_c=50\text{KHz}$  mod= $500\text{Hz}$

